References
|
⇤ ← Revision 1 as of 2015-04-13 17:00:24
Size: 1051
Comment:
|
← Revision 2 as of 2016-06-03 14:09:20 ⇥
Size: 1112
Comment:
|
| Deletions are marked like this. | Additions are marked like this. |
| Line 1: | Line 1: |
| #acl ibmpackagesTeamACL:read,write,revert,delete All:read |
Important documents to Ubuntu on POWER
Comprehensive PMU Event Reference
The POWER7 processor has a built in performance monitoring unit (PMU) for each hardware thread, which provides instrumentation to aid in performance monitoring, workload characterization, system characterization and code analysis. There are 6 thread-level Performance Monitor Counters (PMC) in a PMU. PMC1 – PMC4 are programmable, PMC5 counts non idle completed instructions and PMC6 counts non idle cycles. The thread level and core level instrumentation have access to a rich set of performance events (close to 550) that cover essential statistics such as miss rates, unit utilization, thread balance, hazard conditions, translation related misses, stall analysis, instruction mix, L1 I cache and D cache reload source, effective cache counts and memory latency counts. This document covers all of the performance monitoring events supported by…
ppc64el/References (last edited 2016-06-03 14:09:20 by localhost)